[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: FADC & DEMON

To: Frederick Gray <fegray@berkeley.edu>
Subject: Re: FADC & DEMON
From: René Prieels <R.Prieels@fynu.ucl.ac.be>
Date: Wed, 29 Jun 2005 21:02:58 +0200
Cc: Kammel Peter <kammel@npl.uiuc.edu>
In-reply-to: <20050627223725.GA27823@berkeley.edu>
References: <e6b6a777cf3c29ce3a87a38b58f0fcad@fynu.ucl.ac.be> <20050613195010.GA17854@berkeley.edu> <241b3afdfe15b894b2a000482a440bf2@fynu.ucl.ac.be> <20050613213319.GA18722@berkeley.edu> <3880c7f63d87b16c59bf8f54eecf1254@fynu.ucl.ac.be> <20050626202442.GA16554@berkeley.edu> <ead4d66c4820f6fff21a2e5f1d847ec2@fynu.ucl.ac.be> <20050627223725.GA27823@berkeley.edu>

Dear Fred,

Good and bad news.
We were puzzled by a short between VCC and AGRND in the FPGAs!!

We discovered today a mistake in the PCB layout concerning the FADC
In the CAO program used by our electronician, the copper panel under 
the FADC needed for heat release was draw to  to big and consequently 
the surrounding pins are overlapping it by less than one mm.
This induces a short between all pins of the FADCs.  The PCB need to be 
redone!

But good  work and functioning test can still be done on the present 
prototype card without the FADCs.
So I will sen you tomorrow the prototype card without the two FADCs but 
all the other potential functionalities.
You can generate any kind of data in the front end FPGA and see how 
fast it travels through the whole and and what kind of algorithm can be 
used.
You may also check the analogue input side. We decide to solder one 
entry as single ended signal with a LEMO  connector, and the second one 
as a differential input.

Here the PCB layout will be modified and reordered as soon as you give 
us a green line if no other mis-functioning is discovered from your 
tests. We can  reorder in July and get the PCBs back in August. 
Soldering the components on one board takes only one day.

Best regards
Rene



Le 28-juin-05, à 00:37, Frederick Gray a écrit :

>> We succeeded by configuring both FPGAs with your simple program.
>
> Excellent!  Looking forward to having a board to experiment with,
>
> -- Fred
>
> -- Fred Gray / Visiting Postdoctoral Researcher                 --
> -- Department of Physics / University of California, Berkeley   --
> -- fegray@berkeley.edu / phone 510-642-2438 / fax 510-642-9811  --
>
>
---------------------------------------------------------------------
  René PRIEELS                                   Universite Catholique 
de Louvain
  email: R.Prieels@fynu.ucl.ac.be     Departement de Physique / FYNU
  Tel  : ++ 32 (0)10 / 47 32 09             Chemin du cyclotron, 2
  Fax  : ++ 32 (0)10 / 45 21 83            B-1348 Louvain-la-Neuve - 
BELGIUM
---------------------------------------------------------------------

Follow-Ups:
- Re: FADC & DEMON
  - From: Frederick Gray <fegray@berkeley.edu>

References:
- FADC & DEMON
  - From: René Prieels <R.Prieels@fynu.ucl.ac.be>
- Re: FADC & DEMON
  - From: Frederick Gray <fegray@berkeley.edu>

Prev by Date: Re: Trigger FPGA
Next by Date: Re: FADC & DEMON
Previous by thread: Re: FADC & DEMON
Next by thread: Re: FADC & DEMON
Index(es):
- Date
- Thread